Aguiar Y.Q., Zimpeck A.L., Meinhardt C., and Reis R., “Permanent and single event transient faults reliability evaluation EDA tool”, Microelectronics Reliability, 64: 63-67, 2016.
 Shojiro A., VLSI Design and Test for Systems Dependability, Japan, Springer, 2019
 Parhami B., Dependable Computing: A Multilevel Approach, forthcoming book whose draft is available:https://web.ece.ucsb.edu/~parhami/text_dep_comp.htm.
 Bushnell M.L. and Agrawal V.D., Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits, Kluwer Academic Publishers, 2002.
 Krstic A. and Cheng K.-T., Delay Fault Testing for VLSI Circuits, US, Springer, 1998.
 Ehteram A., Sabaghian-Bidgoli H., Ghasvari H., and Hessabi S., “A Simple and Fast Solution for Fault Simulation Using Approximate Parallel Critical Path Tracing,” in Canadian Journal of Electrical and Computer Engineering, 43(2): 100-110, 2020.
 Liu X., Hsiao M.S., Chakravarty S., and Thadikaran P.J., “Efficient transition fault ATPG algorithms based on stuck-at test vectors,” J. Electronic Testing: Theory and Applic., 19(4):437–445, 2003.
 Liu T., Zhou Y., Liu Y., and Cai S., “Harzard-based ATPG for improving delay test quality,” J. Electronic Testing: Theory and Applic., 31(1): 27–34, 2015.
 Jayanthy S. and Bhuvaneswari M.C., “Delay Fault Testing of VLSI Circuits”, Test Generation of Crosstalk Delay Faults, pp. 15-35, 2019.
 Pomeranz I., “Non-Masking Non-Robust Tests for Path Delay Faults,” 2020 IEEE 38th VLSI Test Symposium (VTS), San Diego, CA, USA, pp. 1-6, 2020.
 Smith G.L., “Model for delay faults based upon paths,” Proc. Int. Test Conf., pp. 342-349, 1985.
 Fink F., Fuchs K., and Schulz M.H., “Robust and nonrobust path delay fault simulation by parallel processing of patterns,” in IEEE Transactions on Computers, 41(12): 1527-1536, 1992.
 Majhi A.K., Jacob J., and Patnaik L.M., “A Novel Path Delay Fault Simulator using Binary Logic,” VLSI Design, 4: 167-179, 1996.
 Chakraborty T.J., Agrawal V.D., and Bushnell M.L., “Path delay fault simulation of sequential circuits,” in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(2): 223-228, 2000.
 Jayanthy S., Bhuvaneswari M.C., and Kavitha T., “Simulation based ATPG for path delay faults in digital circuits using genetic algorithm,” in Proceedings of the National Conference on Adaptive Sensors and Intelligent Systems, pp. 80–84, 2008.
 Pomeranz I. and Reddy S.M., “An efficient non-enumerative method to estimate path delay fault coverage,” IEEE/ACM International Conference on Computer-Aided Design, Santa Clara, CA, USA, pp. 560-567, 1992.
 Pomeranz I. and Reddy S.M., “An efficient nonenumerative method to estimate the path delay fault coverage in combinational circuits,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 13(2): 240-250, 1994.
 Heragu K., Agrawal V.D., and Bushnell M.L., “Statistical methods for delay fault coverage analysis,” Proceedings of the 8th International Conference on VLSI Design, New Delhi, India, pp. 166-170, 1995.
 Ali Y., Yamato Y., Yoneda T., Hatayama K., and Inoue M., “Parallel Path Delay Fault Simulation for Multi/Many-Core Processors with SIMD Units,” IEEE 23rd Asian Test Symposium, Hangzhou, China, pp. 292-297, 2014.
 Schneider E., Holst S., Kochte M.A., Wen X., and Wunderlich H., “GPU-accelerated small delay fault simulation,” Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, pp. 1174-1179, 2015.
 Schneider E., Kochte M.A., Holst S., Wen X., and Wunderlich H.-J., “GPU-accelerated simulation of small delay faults,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 36(5): 829–841, 2017.
 Gharaybeh M.A., Agrawal V.D., and Bushnell M.L., “False-path removal using delay fault simulation,” Proceedings Seventh Asian Test Symposium (ATS'98), Singapore, pp. 82-87, 1998.
 Gjermandez O., “Exploiting arithmetic built-in self-test techniques for path delay fault testing,” Ph.D. dissertation, Norwegian University of Science and Technology, Trondheim, Norway, 2006.
 Manikandan P., Larsen B.B., and Aas E.J., “An Enhanced Path Delay Fault Simulator for Combinational Circuits,” 14th Euromicro Conference on Digital System Design, Oulu, Finland, pp. 375-381, 2011.