An Efficient Parallel Critical Path Tracing for Path Delay Fault Simulation

Document Type : Original Article

Authors

1 Department of Computer Engineering, Faculty of Electrical and Computer Engineering, University of Kashan, Kashan, Iran

2 Faculty of Electrical and Computer Engineering, Department of Electrical Engineering, Kashan Branch, Islamic Azad university

3 .Faculty of Engineering,, Department of Electrical Engineering, Isfahan Branch, (Khorasgan), Islamic Azad university

4 Department of Computer Engineering, Sharif University of Technology

Abstract

Delay fault simulation is the most general method that is used to assess the quality of generated test sets. Path delay fault is one of the most frequently used delay fault models. Path delay fault simulation is a time-consuming operation, especially for today’s complex digital circuits. In this work, a novel critical path tracing algorithm is proposed for parallel path delay fault simulation. The obtained outcomes denote 489 times average speedup compared with the traditional path tracing, as well as 186 times average speed-up in comparison with the latest reported results of previous studies.

Keywords



Articles in Press, Accepted Manuscript
Available Online from 01 October 2022
  • Receive Date: 27 May 2022
  • Revise Date: 09 June 2022
  • Accept Date: 31 July 2022