Volume 7, Issue 1 (5-2018)                   SCJ 2018, 7(1): 24-33 | Back to browse issues page

XML Persian Abstract Print

Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:

Pakdel M, Karimiyan H. Optimal fast digital error correction method of pipelined analog to digital converter with DLMS algorithm. SCJ. 2018; 7 (1) :24-33
URL: http://scj.kashanu.ac.ir/article-1-386-en.html
1- University of Kashan
2- University of Kashan , hkarimiyan@kashanu.ac.ir
Abstract:   (276 Views)

In this paper, of digital error correction algorithm in of capacitor mismatch error and finite and nonlinear gain of Op-Amp has increased significantly by the use of DLMS, an evolutionary search algorithm. To this end, a 16-bit pipelined analog to digital converter was modeled. The obtained digital model is FIR filter with 16 adjustable weights. To adjust of , was divided into three stages and in each stage, the number of filter weights by DLMS algorithm and totally the error correction algorithm is converged through 3000 repetitions in three stages. The DLMS algorithm was simulated using synthesizable RTL code in Verilog HDL and may be implemented. The division of the error correction algorithm into three stages led to improve the error correction and reduce the power consumption. Moreover, an optimum MDAC circuit has been proposed for designing pipelined converter and based on this circuit the error correction algorithm has been designed.

Full-Text [PDF 1261 kb]   (87 Downloads)    
Type of Study: Applicable | Subject: Special
Received: 2017/02/11 | Accepted: 2019/09/26 | Published: 2020/04/2

Add your comments about this article : Your username or Email:

Send email to the article author

© 2020 All Rights Reserved | Soft Computing Journal

Designed & Developed by : Yektaweb